

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addiese: COMMISSIONER FOR PATENTS P O Box 1450 Alexandra, Virginia 22313-1450 www.wepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/647,664	08/25/2003	Tony Mai	2037.2038-001(11067-01US-	2135
21005 7550 03/11/2008 HAMILTON, BROOK, SMITH & REYNOLDS, P.C.			EXAMINER	
530 VIRGINIA ROAD P.O. BOX 9133 CONCORD, MA 01742-9133			BAYARD, EMMANUEL	
			ART UNIT	PAPER NUMBER
			2611	
			MAIL DATE	DELIVERY MODE

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.	Applicant(s)			
10/647,664	MAI, TONY			
Examiner	Art Unit			
Emmanuel Bayard	2611			

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for	r Reply	
WHICI - Extension after 5 - If NO - Failure Any re	HEVER IS LONGER, FROM THE I sions of time may be available under the provision SIX (6) MONTHS from the mailing date of this con period for reply is specified above, the maximum to reply within the set or extended period for rep	FOR REPLY IS SET TO EXPIRE 2 MONTH(S) OR THIRTY (30) DAYS, AUALING DATE OF THIS COMMUNICATION. of 3 CFR 1.36(a). In no event, however, may a reply be timely filled munication. of 3 CFR 1.36(a). In no event, however, may a reply be timely filled munication. will by stattler, cause the application to become ABANDNED (38 U.S.C. § 130). after the making date of this communication, even if timely filled, may reduce any
Status		
2a)□ 3)□	• • • • • • • • • • • • • • • • • • • •	ed on <u>07 December 2007.</u> 2b)⊠ This action is non-final. I for allowance except for formal matters, prosecution as to the merits is tice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.
Disposition	on of Claims	
5)□ 6)☑ 7)□	Claim(s) 1-15 is/are pending in the ta) Of the above claim(s) is/are allowed. Claim(s) is/are allowed. Claim(s) 1-15 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restr	are withdrawn from consideration.
Application	on Papers	
10)	Applicant may not request that any obj Replacement drawing sheet(s) includir	ne Examiner. Examiner. The Examin
Priority u	nder 35 U.S.C. § 119	
a)[All b) Some coll None of: Certified copies of the priority Certified copies of the priority Copies of the certified copies application from the Internation	I for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). / documents have been received. / documents have been received in Application No of the priority documents have been received in this National Stage onal Bureau (PCT Rule 17.2(a)). on for a list of the certified copies not received.
Attachment	• •	
	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review	4) Interview Summary (PTO-413) PTO-948) Paper No(s)/Mail Date

- 3) X Information Disclosure Statement(s) (FTO/SE/08)
 Paper No(s)/Mail Date 1/23/04; 1/24/05.

- 5) Notice of Informal Patent Application 6) Other: _____.

Page 2

Application/Control Number: 10/647,664

Art Unit: 2611

DETAILED ACTION

This is in response to amendment filed on 12/7/07 in which claims 1-15 are pending. The applicant's arguments have been fully considered but they are moot based on the new ground of rejection.

Claim Objections

Claims 9 and 13 are objected to because of the following informalities: Lines 2-3
recite "the delay circuit", respectively. Applicant is suggested to replace "the delay
circuit" with --the delay locked loop-- to avoid a lack of antecedent basis. Appropriate
correction is required.

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 1-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al U.S. Pub No 2007/0007941 A1 in view of Birru U.S. Patent No 6,215,343 B1.

As per claims 1, 9 and 13 Lin et al teaches a delay locked loop (see fig. 2 element 32) comprising: a delay circuit which provides a delay (see fig.2 element 42) to a reference clock (see fig.2 element 34) to generate a feedback clock (see fig.2 element feedback), the delay circuit having a delay range (see page 1 [0007]); a phase detector which compares phase of the reference clock and the feedback clock to change the

Art Unit: 2611

delay of the delay circuit (see fig.2 element 46); and an initialization circuit that after reset of the delay locked loop (see abstract and page 1 [0011] and page 3 [0030]).

However Lin does not teach an initialization circuit that assures that the phase detector initially changes the delay in a direction away from a first end of the delay range after receipt of one of the reference clock and feedback clock and enables a change in the delay in an opposite direction toward the first end only after receipt of one of the reference clock and feedback clock followed by receipt of the other of the reference clock and feedback clock.

Birru teaches an initialization circuit that assures that the phase detector (see figs.3-4)initially changes the delay in a direction away from a first end of the delay range after receipt of one of the reference clock and feedback clock and enables a change in the delay in an opposite direction toward the first end only after receipt of one of the reference clock and feedback clock followed by receipt of the other of the reference clock and feedback clock) (see col.3, lines 30-45 and col.5, lines 22-63 and col.6, lines 5-30). Note that Birru's initialization (see figs.3-4) is in fact similar to applicant's assertion of figure 4 of the application as described in the specification at page 8, line 4-page 9, line 16 and disclosed in page 6, paragraph 2 of the response.

It would have been obvious to one of ordinary skill in the art to implement the teaching of Birru into Lin as to determine to appropriate binary control for from which the analog control signal for controlling the delay time of the delay elements would be derived as taught by Birru (see abstract).

As per claims 2 and 10, Lin and Birru in combination would teach wherein the

Art Unit: 2611

first end of the delay range is a minimum delay and the direction away from the first end increases the delay and the opposite direction towards the first end decreases the delay (see col.3, lines 30-45 and col.5, lines 22-63 and col.6, lines 5-30) as to determine to appropriate binary control for from which the analog control signal for controlling the delay time of the delay elements would be derived as taught by Birru (see abstract).

As per claim 3, Lin and Birru in combination would teach wherein the initialization circuit increases the delay after receipt of the reference clock and enables decrease in the delay only after receipt of the reference clock followed by the feedback clock (see col.3, lines 30-45 and col.5, lines 22-63 and col.6, lines 5-30) as to determine to appropriate binary control for from which the analog control signal for controlling the delay time of the delay elements would be derived as taught by Birru (see abstract).

As per claims 4 and 7, Lin and Birru in combination would teach wherein the initialization circuit comprises a first latch (Birru: see fig.4 element IFF) responsive to the reference clock which detects a first edge of the reference clock and a second latch (see Birru fig.4 element FF1) responsive to the feedback clock which detects an edge of the feedback clock after the first edge of the reference clock has been detected by the first latch, the input of the second latch coupled to the output of the first latch (Birru: see col.3, lines 30-45 and col.5, lines 22-63 and col.6, lines 5-30) as to determine to appropriate binary control for from which the analog control signal for controlling the delay time of the delay elements would be derived as taught by Birru (see abstract).

As per claims 5 and 11, Birru teaches wherein the initialization circuit further comprises: a third latch (see fig.4 element BFF1) and a fourth latch (see fig.4 element

Art Unit: 2611

BFF2). Furthermore combining the teaching of Lin et al and Birru to perform: a third latch responsive to the reference clock which detects a next edge of the reference clock to delay enabling change in the delay in the first direction for at least one reference clock period, the input of the third latch coupled to the output of the first latch; and a fourth latch responsive to the feedback clock which detects a next edge of the feedback clock to delay the enabling of change in the delay in the opposite direction for at least one feedback clock period, the input of the fourth latch coupled to the output of the third latch would have been obvious to one skilled in the art as to determine to appropriate binary control for from which the analog control signal for controlling the delay time of the delay elements would be derived as taught by Birru (see abstract and col.3, lines 30-45 and col.5, lines 22-63 and col.6, lines 5-30).

As per claims 6 and 12, Lin and Birru in combination would teach wherein the first edge of the reference clock is a rising edge and the edge of the feedback clock is a rising edge (Lin: see paragraphs [0006]) as to determine to appropriate binary control for from which the analog control signal for controlling the delay time of the delay elements would be derived as taught by Birru (see abstract and col.3, lines 30-45 and col.5, lines 22-63 and col.6, lines 5-30).

As per claim 8, Birru teaches wherein the phase detector comprises: a latch (see fig.3 element FF2) responsive to the reference clock to generate a first phase control signal element; and another latch (see fig.3 element FF3) responsive to the feedback clock to generate a second phase control signal. Furthermore implementing such teaching into Lin et al would have been obvious to one skilled in the art as to determine

Page 6

Application/Control Number: 10/647,664

Art Unit: 2611

to appropriate binary control for from which the analog control signal for controlling the delay time of the delay elements would be derived as taught by Birru (see abstract and col.3, lines 30-45 and col.5, lines 22-63 and col.6, lines 5-30).

As per claim 10, Lin et al teaches wherein the first end of the delay range is a minimum delay and the direction away from the first end increases the delay (see paragraphs [0006], [0033-0034]).

As per claim 11, Lin et al inherently teaches further comprising the steps of: delaying enabling adjustment of the delay (see abstract) in the first direction until a first predetermined number of the reference clock edges are detected; and delaying enabling adjustment (see fig.2 element 8d) in the opposite direction until a second predetermined number of the reference clock edges are detected (see paragraphs [0006], [0009] [0033-0034]).

As per claim 12, Lin et al inherently teaches wherein the first edge of the reference clock is a rising edge and the edge of the feedback clock is a rising edge.

Note since both the reference clock and the feedback clock are being compared in the phase comparator, edge detection is inherently performed to determine the rising and falling transition in both clocks.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

⁽b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Application/Control Number: 10/647,664 Page 7

Art Unit: 2611

Claims 14-15 are rejected under 35 U.S.C. 102(b) as being anticipated by Birru
 U.S. Patent No 6.215.343 B1.

As per claim 14, Birru teaches a phase detection circuit for comparing phase of a first and second input signals comprising: a first latch responsive to the first input signal to generate a first phase control signal (see figs. 3-4 element BFF1); a second latch responsive to the second input signal to generate a second phase control signal (see figs.3-4 element BFF2); an initialization circuit (see figs. 3-4 elements IFF and FF1) that enables the first latch after receipt of one of the first and second input signals and enables the second latch only after receipt of the one of the first and second input signals followed by receipt of the other of the first and second input signals (see col.4, lines 55-67 and col.5, lines 22-63 and col.6, lines 5-30).

As per claim 15, Birru inherently teaches wherein the initialization circuit enables the first latch after receipt of a first plurality of said one of the first and second input signals and enables the second latch only after enabling the first latch and the receipt of a second plurality of said other of the first and second input signals (see figs. 3-4 and col.4, lines 55-67 and col.5, lines 22-63 and col.6, lines 5-30).

Conclusion

- The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- Yoo U.S. Pub no 20030090296 A1 teaches an apparatus for ensuring correct start-up.
- Aoki U.S. Pub No 2002/0005763 A1 teaches a mode control of PLL circuit.

Art Unit: 2611

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Emmanuel Bayard whose telephone number is 571 272 3016. The examiner can normally be reached on Monday-Friday (7:Am-4:30PM) Alternate Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chieh Fan can be reached on 571 272 3042. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

2/26/2008

Emmanuel Bayard Primary Examiner Art Unit 2611

/Emmanuel Bayard/ Primary Examiner, Art Unit 2611